|
#define | ACR_BYTE0_ADDRESS ((uint32_t)0x40023C00) |
| ACR register byte 0 (Bits[7:0]) base address.
|
|
#define | OPTCR_BYTE0_ADDRESS ((uint32_t)0x40023C14) |
| OPTCR register byte 0 (Bits[7:0]) base address.
|
|
#define | OPTCR_BYTE1_ADDRESS ((uint32_t)0x40023C15) |
| OPTCR register byte 1 (Bits[15:8]) base address.
|
|
#define | OPTCR_BYTE2_ADDRESS ((uint32_t)0x40023C16) |
| OPTCR register byte 2 (Bits[23:16]) base address.
|
|
#define | OPTCR_BYTE3_ADDRESS ((uint32_t)0x40023C17) |
| OPTCR register byte 3 (Bits[31:24]) base address.
|
|
#define | OPTCR1_BYTE2_ADDRESS ((uint32_t)0x40023C1A) |
| OPTCR1 register byte 0 (Bits[7:0]) base address.
|
|